XXXX XXXXXXXX XXXXXXXXXXXXXXXXXXX XXX?XXXXXXX10 20 30 40 50 60605040302010unplanned iterationsOgenerational learninginformation ?owsXplanned stagesThis DSM describes Intel’s proven and essful process for developing and producing semiconductors.plex DSM clari?es to Intel where to concentrateits efforts to improve the process. As the matrix reveals,the process includes 15 planned stages, most of which involve substantial iteration. There are also a signi?cantnumber of unplanned iterations (the O’s), which are the subject of Intel’s process-improvement efforts. Three of the iterations occur so late that pany treats feedbackfrom the later tasks (the ’s) as “generational learning”feedback, to be used in the design and development of subsequent products.Semiconductor Development at Intel